

Fig. 1




Fig.2




Fig.3




Fig. 4





Fig.5



ADDRESS DECODER AND PRECHARGING IN 1-PORT MEMORY




Fig.7




Fig.8




Fig.9




Fig. 10




Fig. 11 ADDRESS DECODER AND PRECHARGING
IN 1-PORT MEMORY




Fig.12




Fig.13




Fig.14




Fig. 15




Fig. 16




Fig. 17




Fig.18




Fig. 19




Fig.20




Fig. 21




Fig.22





Fig.23



A_i : BLOCK ADDRESS

$C_{n,n'}$: CONFLICT DETECTION SIGNAL

m : BLOCK ADDRESS BIT NUMBER

PB_n : PORT BLOCK SIGNAL

SH : EXTERNAL CONTROL SIGNAL

Fig.24




Fig.25





Fig.26




Fig.27




Fig.28




Fig.29

